


# QBDS128A0B : Barracuda\* DC-DC Converter

48 to 60V<sub>DC</sub> input; 12V<sub>DC</sub> output; 128A output current; support 2400W/3ms pulse power



**RoHS Compliant**

The QBDS128A0B Barracuda™ series of dc-dc converters is a new generation of regulated DC/DC power modules designed to support 12Vdc intermediate bus applications. The QBDS128A0B series operate from an input voltage range of 48 to 60Vdc and provide up to 1540W output power in an industry-standard, modified DOSA digital quarter brick. The converter incorporates digital control, synchronous rectification technology, a regulated control topology, and innovative packaging techniques to achieve full load efficiency exceeding 97% at 12dc output. Standard features include a heat plate to attach external heat sinks or contact a cold wall, on/off control, output overcurrent and over voltage protection, over temperature protection, input under and over voltage lockout and PMBus interface. The output is fully isolated from the input, allowing versatile polarity configurations and grounding connections.

## Application

- Distributed power architectures
- Intermediate bus voltage applications
- Networking equipment
- Servers and storage applications
- Supercomputers
- Automatic Test Equipment

## Features

- Compliant to RoHS Directive 2011/65/EU and amended Directive (EU) 2015/863
- Compliant to REACH Directive (EC) No 1907/2006
- High and flat efficiency with peak efficiency 97%
- Input voltage range: 48-60Vdc
- Delivers up to 1540W output power
- Low output ripple and noise
- Industry standard, modified-DOSA Digital Quarter Brick: 58.4mm x 36.8mm x 14.5 mm(2.30in x 1.45in x 0.57in)
- Constant switching frequency
- Remote On/Off control
- Output over current/voltage protection
- Digital interface with PMBus™ Rev.1.2 compliance
- Black box
- Over temperature protection
- Pre-bias startup
- Wide operating temperature range: -5°C to 85°C, continuous
- ANSI/UL# 62368-1 and CAN/CSA+ C22.2 No. 62368-1 Recognized, DIN VDE‡ 0868-1/A11:2017 (EN62368-1:2014/A11:2017)
- ISO\*\* 9001 and ISO 14001 certified manufacturing facilities
- Base plate (-H=option code)
- Integrated heatsink available (-F option code), 19.5mm max height
- Class II, Category 2, Isolated DC/DC Converter (IPC-9592B)

\* Trademark of ABB

# UL is a registered trademark of Underwriters Laboratories, Inc.

† CSA is a registered trademark of Canadian Standards Association.

‡ VDE is a trademark of Verband Deutscher Elektrotechniker e.V.

\*\* ISO is a registered trademark of the International Organization of Standards # The PMBus name and logo are registered trademarks of the System Management Interface Forum (SMIF)

# QBDS128A0B Technical Specifications

## Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage <sup>1</sup>				
Continuous	$V_{IN}$	-0.3	60	$V_{dc}$
$V_{ON/OFF}$ to $V_{IN}(-)$	$V_{ON/OFF}$	—	14.5	$V_{dc}$
ADDR to $V_{out}(-)$		-0.5	3.8	V
Operating Ambient Temperature				
Long-Term Operating	$T_A$	-5	85	° C
Short-Term Operating (96 hours/year)	$T_A$	-20	90	° C
Storage Temperature	$T_{stg}$	-40	100	° C
I/O Isolation Voltage <sup>2</sup> (100% factory Hi-Pot tested)	—	—	750	$V_{dc}$

1. Input over voltage protection will shutdown the output voltage when the input voltage exceeds threshold level.
2. Base plate is considered floating.

## Electrical Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Operating Input Voltage	-H	$V_{IN}$	48	54	60	$V_{dc}$
	-F		48	54	56	
Maximum Input Current		$I_{IN, max}$	—	—	33	$A_{dc}$
$(V_{IN}=48V, I_O=I_{O, max})$						
Input No Load Current	All	$I_{IN, No load}$		200		mA
$(V_{IN} = V_{IN, nom}, I_O = 0A, \text{ module enabled})$						

# QBDS128A0B Technical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Input Stand-by Current  ( $V_{IN} = V_{IN,nom}$ , module disabled)	All	$I_{IN,stand-by}$			30	mA
External Input Capacitance	All		260	–	1300	$\mu$ F
Inrush Current  (Inrush Current is defined as the peak current drawn by the unit when unit is enabled after $V_{in}$ is present. $I_{in}$ is defined as the steady-state operating current when unit is operating at $V_{in}$ Max and $P_{out}$ Max. While $V_{out}$ is rising, $P_{out}$ is $\leq 25\%$ of $P_{out}$ Max with a resistive load)	All		–	–	50	% of $I_{in}$
Input Terminal Ripple Current  (Measured at module input pin with maximum specified input capacitance and < 500uH inductance between voltage source and input capacitance)  5Hz to 20MHz, $V_{IN} = 54V$ , $I_O = I_{O,max}$	All		–	1540	–	$mA_{rms}$
Surge power  (Tested with a 1.0 $\mu$ F ceramic, and 5200 uF low ESR Polymer capacitor at the load)  ( $dI_O/dt = 1A/\mu s$ ; $T_A = 25^\circ C$ ; 2400w @ 3ms, period is 16ms)	All	$P_o$	–	–	2400	W
Input Ripple Rejection (120Hz)	All		–	25	–	dB
Output Voltage Set-point  ( $V_{IN} = 54V$ , $I_O = 64A$ , $T_A = 25^\circ C$ ) (not Adjustable via PMBus)	All	$V_{O,set}$	11.88	12	12.12	$V_{dc}$
Output Voltage  (Over all operating input voltage (48V to 56V), resistive load, and temperature conditions until end of life)	w/o -P -P Option	$V_o$	11.2 10.4	12 12	12.36 12.5	$V_{dc}$
Output Voltage  (Over all operating input voltage (52V to 56V), resistive load, and temperature conditions until end of life)	w/o -P -P Option	$V_o$	11.64 11.2	12 12	12.36 12.5	$V_{dc}$

# QBDS128A0B Technical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Output Regulation [ $V_{IN,min}=52V$ ]						
Line ( $V_{IN}=V_{IN,min}$ to $V_{IN,max}$ )	All		—	0.5	—	% $V_{O,set}$
Load ( $I_O=I_{O,min}$ to $I_{O,max}$ )	w/o -P		—	0.5	—	% $V_{O,set}$
	-P Option		—	0.8	—	$V_{dc}$
Temperature ( $T_A = -5^{\circ}C$ to $+85^{\circ}C$ )	All		—	2	—	% $V_{O,set}$
Output Ripple and Noise, $C_O=1540 \mu F$ , ½ Ceramic, ½ PosCap						
or Oscon ( $V_{IN} = V_{IN,nom}$ and $I_O=I_{O,min}$ to $I_{O,max}$ )						
RMS (5Hz to 20MHz bandwidth)	All		—	50	—	mV <sub>rms</sub>
Peak-to-Peak (5Hz to 20MHz bandwidth)			—	—	150	mV <sub>pk-pk</sub>
External Output Capacitance						
(Typically 50% ceramic, 50% Oscon or POSCAP)	All	$C_{O,max}$	0	—	15000	$\mu F$
Output Power	All	$P_O$	0	—	1540	W
Output Current	All	$I_O$	0	—	128.3	A
VOUT_OC_FAULT_LIMIT ((Adjustable via PMBus)	All	$I_{O,lim}$	—	150	—	$A_{dc}$
Efficiency ( $V_{IN} = 54V$ , $T_A = 25^{\circ}C$ )						
$I_O=100\% I_{O,max}$ , $V_O=V_{O,set}$	All	$\eta$		97.1		%
$I_O=50\% I_{O,max}$ to $80\% I_{O,max}$ , $V_O=V_{O,set}$	All	$\eta$		97.5		%
$I_O=65\% I_{O,max}$ , $V_O=V_{O,set}$ , Peak efficiency	All			97.6		%
Switching Frequency (Primary FETs)		fsw		160		kHz
Dynamic Load Response						
$di_O/dt=1A/\mu s$ ; $V_{in}=V_{in,nom}$ ; $T_A=25^{\circ}C$ ;						
(Tested with a 1.0 $\mu F$ ceramic, and 5200 $\mu F$ low ESR Polymer capacitor at the load)						
Load Change from $I_O = 50\%$ to $75\%$ of $I_{O,max}$ :	All	$V_{pk}$	—	350	—	mV <sub>pk</sub>
Peak Deviation		$t_s$	—	300	—	ms
Settling Time ( $V_O < 10\%$ peak deviation)						
Load Change from $I_O = 75\%$ to $50\%$ of $I_{O,max}$ :	All					
Peak Deviation		$V_{pk}$	—	350	—	mV <sub>pk</sub>
Settling Time ( $V_O < 10\%$ peak deviation)		$t_s$		300		ms

# QBDS128A0B Technical Specifications (continued)

## Isolation Specifications

Parameter	Symbol	Min	Typ	Max	Unit
Isolation Capacitance	$C_{iso}$	–	10	–	nF
Isolation Resistance	$R_{iso}$	10	–	–	MΩ

## General Specifications

Parameter	Device	Symbol	Typ	Unit
Calculated Reliability Based upon Telcordia SR-332 Issue 3:	All	MTBF	7,391,717	Hours
Method I, Case 3, (IO=80% $I_{O,max}$ , $T_c=40^{\circ}C$ , Airflow = 200 LFM), 90% confidence	All	FIT	135	$10^9$ /Hours
Weight – with Base plate(-H)			90.2(3.2)	g (oz.)
Weight – with Integrated heatsink(-F)			100.2(3.6)	g (oz.)

## Feature Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Typ	Max	Unit
Remote On/Off Signal Interface						
$(V_{IN}=V_{IN,min}$ to $V_{IN,max}$ , Signal referenced to $V_{IN}$ terminal)						
Negative Logic (“1” device code suffix):						
Logic Low = module On; Logic High = module Off						
Positive Logic (no device code suffix):						
Logic Low = module Off; Logic High = module On						
Logic Low (pull down to $V_{IN}(-)$ externally)						
Voltage	All	$V_{on/off}$	–	–	0.8	V <sub>dc</sub>
Sink current	All	$I_{on/off}$	–	–	500	μA
Logic High (default; pulled up internally)						
Internal pull-up voltage	All	$V_{on/off}$	2.4	–	–	V <sub>dc</sub>
Optional external applied voltage	All	$V_{on/off}$	2.4		14.5	V <sub>dc</sub>
Leakage current of external pull-down device ( $V_{on/off} = 2.4V$ )	All	$I_{on/off}$	–	–	130	μA

## QBDS128A0B Technical Specifications (continued)

Parameter	Device	Symbol	Min	Typ	Max	Unit
Turn-On Delay and Rise Times ( $I_O=I_{O,max}$ , Adjustable via PMBus)						
$T_{delay}$ =Time until $V_O = 10\%$ of $V_{O,set}$ from either application of $V_{in}$						
with Remote On/Off set to On (Enable with $V_{in}$ );						
or operation of Remote On/Off from Off to On with $V_{in}$ already	-P option	$T_{delay}$ , Enable with $V_{in}$	–	–	30	ms
applied for at least 30 milli-seconds (Enable with on/off).		$T_{delay}$ , Enable with on/off	–	–	5	ms
$T_{rise}$ =Time for $V_O$ to rise from 10% to 90% of $V_{O,set}$	All	$T_{rise}$	–	15	–	ms
Over shoot at turn on					350	mV
Under shoot at turn off					350	mV
Load Sharing Current Balance						
(difference in output current across all modules with	-P option	$I_{diff}$	–	–	10	$A_{dc}$
outputs in parallel, no load to full load)						
VOUT_COMMAND (Adjustable via PMBus)	All	$V_{O,set}$	9.5		12	$V_{dc}$
VOUT_OV_FAULT_LIMIT (Adjustable via PMBus)	All	$V_{O,limit}$	–	$V_{O,set} + 3V$	–	$V_{dc}$
Overtemperature Protection (Adjustable via PMBus)	All	$T_{OTP,set}$	–	128	–	°C
Input Undervoltage Lockout (Adjustable via PMBus)						
Turn-on Threshold			–	47	–	$V_{dc}$
Turn-off Threshold			–	43	–	$V_{dc}$
Hysteresis			2			$V_{dc}$
Input Overvoltage Lockout (Adjustable via PMBus)						
Turn-off Threshold [VIN_OV_FAULT_LIMIT]			–	64	–	$V_{dc}$
Turn-on Threshold			60		–	$V_{dc}$

## Digital Interface Specifications

Unless otherwise indicated, specifications apply overall operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Conditions	Symbol	Min	Typ	Max	Unit
<b>PMBus Signal Interface Characteristics</b>						
Input High Voltage (CLK, DATA)		$V_{IH}$	2.1		3.6	V
Input Low Voltage (CLK, DATA)		$V_{IL}$			0.8	V

# QBDS128A0B Technical Specifications (continued)

Parameter	Conditions	Symbol	Min	Typ	Max	Unit
<b>PMBus Signal Interface Characteristics</b>						
Input high level current (CLK, DATA)		$I_{IH}$	-10		10	$\mu\text{A}$
Input low level current (CLK, DATA)		$I_{IL}$	-10		10	$\mu\text{A}$
Output Low Voltage (CLK, DATA, SMBALERT#)		$V_{OL}$			0.4	V
Output Low internal sink current (CLK, DATA)	$V_{OL}=0.4\text{V}$	$I_{OL}$	4			mA
Output Low internal sink current (SMBALERT#)	$V_{OL}=0.4\text{V}$	$I_{OL}$	2			mA
Output high level internal leakage current (DATA, SMBALERT#)	$V_{OUT}=3.6\text{V}$	$I_{OH}$	0		10	$\mu\text{A}$
Pin capacitance		$C_O$		0.7		pF
<b>PMBus Operating frequency range</b>						
(* 5-10 kHz to accommodate hosts not supporting clock stretching)	Slave Mode	FPMB	5*		400	kHz
<b>Measurement System Characteristics</b>						
Output current reading range		$I_{OUT(RNG)}$	10		128	A
Output current reading blanking		$I_{OUT(BNK)}$	0		10	A
Output current reading resolution		$I_{OUT(RES)}$		146		mA
Ta=[25c, 85c]						
Output current reading accuracy (absolute difference between actual and reported values)	$10\text{A} < I_{out} \leq 64\text{A}$	$I_{OUT(ACC)}$	-8		8	A
Output current reading accuracy ( $V_{IN}=[48\text{v}, 52\text{v}]$ )	$64\text{A} < I_{out} < 128\text{A}$	$I_{OUT(ACC)}$	-8		8	%
Output current reading accuracy ( $V_{IN}=[52\text{v}, 60\text{v}]$ )		$I_{OUT(ACC)}$	-5		5	%
Ta=[-5c, 25c]						
Output current reading accuracy (absolute difference between actual and reported values)	$10\text{A} < I_{out} \leq 64\text{A}$	$I_{OUT(ACC)}$	-10		10	A
Output current reading accuracy	$64\text{A} < I_{out} < 128\text{A}$	$I_{OUT(ACC)}$	-10		10	%
$V_{OUT}$ reading range		$V_{OUT(RNG)}$	0		15.9997	V
$V_{OUT}$ reading resolution		$V_{OUT(RES)}$		0.244		mV
$V_{OUT}$ reading accuracy		$V_{OUT(ACC)}$	-2	0.6	2	%
$V_{IN}$ reading range		$V_{IN(RNG)}$	0		127.875	V
$V_{IN}$ reading resolution		$V_{IN(RES)}$		125		mV
$V_{IN}$ reading accuracy		$V_{IN(ACC)}$	-4	0.8	4	%
Temperature reading resolution		$T_{(RES)}$		0.25		$^{\circ}\text{C}$
Temperature reading accuracy		$T_{(ACC)}$	-5		5	%

# QBDS128A0B Technical Specifications (continued)

## Characteristic Curves, 12Vdc Output

The following figures provide typical characteristics for the QBDS128A0B (12V, 128A) at 25°C. The figures are identical for either positive or negative Remote On/Off logic.




Figure 1. Converter Efficiency versus Output Current.




Figure 2. Derating Output Current versus Ambient Temperature and Airflow.




Figure 3. Typical output ripple and noise (C<sub>o</sub> = 650uF Ceramic + 650uF PosCap Oscon, V<sub>in</sub> = 54V, I<sub>o</sub> = I<sub>o,max</sub>.)




Figure 4. Dynamic Load Response,  $di_o/dt=1A/us$ ; V<sub>in</sub>=V<sub>in,nom</sub>; T<sub>A</sub>=25°C; Load Change from I<sub>o</sub> = 50% to 75% of I<sub>o,max</sub>; C<sub>o</sub> = 6160uF Ceramic;




Figure 5. Typical Start-up Using On/Off Voltage (I<sub>o</sub> = I<sub>o,max</sub>).




Figure 6. Typical Start-up Using Input Voltage (V<sub>in</sub> = 54V, I<sub>o</sub> = I<sub>o,max</sub>).



# QBDS128A0B Technical Specifications (continued)

## Characteristic Curves, 12Vdc Output

The following figures provide typical characteristics for the QBDS128A0B (12V, 128A) at 25°C. The figures are identical for either positive or negative Remote On/Off logic.




Figure 7. Typical Output Voltage Regulation vs Input Voltage




Figure 8. Typical Output Voltage Regulation vs Output Current




Figure 9. Typical Output Voltage Regulation vs Input Voltage, without droop





Figure 10. Typical Output Voltage Regulation vs Output Current, without droop


### Test Configurations



Note: Measure input reflected-ripple current with a simulated source inductance (LTEST) of 12 μH. Capacitor CS offsets possible battery impedance. Measure current as shown above.

Figure 11. Input Reflected Ripple Current Test Setup.


Note: Use a 1.0 μF ceramic capacitor, a 10 μF aluminum or



tantalum capacitor and a 750 polymer capacitor. Scope measurement should be made using a BNC socket. Position the load between 51 mm and 76 mm (2 in. and 3 in.) from the module.

Figure 12. Output Ripple and Noise Test Setup.

# QBDS128A0B Technical Specifications (continued)



Note: All measurements are taken at the module terminals. When socketing, place Kelvin connections at module terminals to avoid measurement errors due to socket contact resistance.

$$\eta = \left( \frac{[V_{O(+)} - V_{O(-)}] I_{O}}{[V_{I(+)} - V_{I(-)}] I_{I}} \right) \times 100 \%$$

Figure 13. Output Voltage and Efficiency Test Setup.

## Design Considerations

### Input Source Impedance

The power module should be connected to a low ac impedance source. Highly inductive source impedance can affect the stability of the power module. For the test configuration in Figure 13, a 660µF electrolytic capacitor,  $C_{in}$ , (ESR<0.7W at 100kHz), mounted close to the power module helps ensure the stability of the unit.

### Safety Considerations

For safety-agency approval of the system in which the power module is used, the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards listed on the cover page of this datasheet .

If the input source is non-SELV/ES3 (ELV or a hazardous voltage greater than 60 Vdc and less than or equal to 75Vdc), for the module’s output to be considered as meeting the requirements for safety extra-low voltage (SELV/ES1), all of the following must be true:

The input source is to be provided with reinforced insulation from any other hazardous voltages, including the ac mains. One VIN pin and one VOUT pin are to be grounded, or both the input and output pins are to be kept floating. The input pins of the module are not operator accessible. Another SELV/ES1 reliability test is conducted on the whole system (combination of supply source and subject module), as required by the safety agencies, to verify that under a single fault, hazardous voltages do not appear at the module’s output.

Note: Do not ground either of the input pins of the module without grounding one of the output pins. This may allow a non-SELV/ES3 voltage to appear between the output pins and ground.

The power module has safety extra-low voltage (SELV/ES1) outputs when all inputs are SELV/ES1.

The input to these units is to be provided with a maximum 40A fast-acting (or time-delay) fuse in the ungrounded input lead.

## Feature Descriptions

### Overcurrent Protection

To provide protection in a fault output overload condition, the module is equipped with internal current-limiting circuitry and can endure current limiting continuously. If the overcurrent condition causes the output voltage to fall greater than 3.0V from  $V_{o,set}$ , the module will shut down and remain latched off. The overcurrent latch is reset by either cycling the input power or by toggling the on/off pin for one second. If the output overload condition still exists when the module restarts, it will shut down again. This operation will continue indefinitely until the overcurrent condition is corrected.

A factory configured auto-restart option (with overcurrent and overvoltage auto-restart managed as a group) is also available. An auto-restart feature continually attempts to restore the operation until fault condition is cleared.

### Remote ON/OFF

The module contains a standard on/off control circuit referenced to the VIN(-) terminal, where the ON/OFF input is pulled up internally to VIN(+), a logic high, with no external connection.

Two factory configured remote on/off logic options are available: The factory-preferred configuration is negative logic (indicated by device code suffix "1"), where the module is Off during a logic high (default) and On during a logic low.

The other option (no suffix "1") is positive logic where the module is On during a logic high (default) and Off during a logic low.

The On/Off circuit is powered from an internal bias supply, derived from the input voltage terminals. To turn the power module on and off, the user must supply a switch to control the voltage between the On/Off terminal and the VIN(-) terminal (Von/off). The switch can be an open collector or equivalent (see Figure 14). The switch should maintain <0.8V while sinking up to 200µA. During a logic high when the switch is off, the maximum allowable leakage current at Von/off = 2.4V is 130µA. If using an external voltage source,

# QBDS128A0B Technical Specifications (continued)

the maximum voltage  $V_{on/off}$  on the pin is 14.5V with respect to the  $V_{IN}(-)$  terminal.

If not using the remote on/off feature, perform one of the following to turn the unit on:


For negative logic, short ON/OFF pin to  $V_{IN}(-)$ .

For positive logic: leave ON/OFF pin open.

Figure 14. Remote On/Off Implementation.

## Output Overvoltage Protection

The module contains circuitry to detect and respond to output overvoltage conditions. If the overvoltage condition causes the output voltage to rise above the limit in the Specifications Table, the module will shut down and remain latched off. The overvoltage latch is reset by either cycling the input power, or by toggling the on/off pin for one second. If the output overvoltage condition still exists when the module restarts, it will shut down again. This operation will continue indefinitely until the overvoltage condition is corrected.



A factory configured auto-restart option (with overcurrent and overvoltage auto-restart managed as a group) is also available. An auto-restart feature continually attempts to restore the operation until fault condition is cleared.

## Overtemperature Protection

These modules feature an overtemperature protection circuit to safeguard against thermal damage. The circuit shuts down the module when the maximum device reference temperature is exceeded. The module will automatically restart once the reference temperature cools by  $\sim 25^{\circ}\text{C}$ .

## Input Under/Over voltage Lockout

At input voltages above or below the input under/over voltage lockout limits, module operation is disabled. The module will begin to operate when the input voltage level changes to within the under and overvoltage lockout limits. However recovery from input undervoltage may be delayed by 4 seconds, or 13 seconds if the module is hot.

## Load Sharing

For higher power requirements, the QBDS128A0B1-P module offers an optional feature for parallel operation (-P Option code). This feature provides a precise forced output voltage load regulation droop characteristic. The output set point and droop slope are factory calibrated to ensure optimum matching of multiple modules' load regulation characteristics. To implement load sharing, the following requirements should be followed:

The  $V_{OUT}(+)$  and  $V_{OUT}(-)$  pins of all parallel modules must be connected together. Balance the trace resistance for each module's path to the output power planes, to ensure best load sharing and operating temperature balance.

$V_{IN}$  must remain between 52Vdc and 60Vdc for droop sharing to be functional.

It is permissible to use a common Remote On/Off signal to start all modules in parallel. However if spurious shutdowns occur at startup due to very low impedance between module outputs, the modules should be started sequentially instead, waiting at least the Turn-On Delay Time + Rise Time before starting the next module.

These modules contain means to block reverse current flow upon start-up, when output voltage is present from other parallel modules, thus eliminating the requirement for external output ORing devices. Modules with the -P option may automatically increase the Turn On delay,  $T_{delay}$ , as specified in the Feature Specifications Table, if output voltage is present on the output bus at startup.

When parallel modules startup into a pre-biased output, e.g. partially discharged output capacitance, the  $T_{rise}$  is automatically increased, as specified in the Feature Specifications Table, to ensure graceful startup.

Ensure that the total load is  $< 50\% I_{O,MAX}$  (for a single module) until all parallel modules have started. Full load may be applied after  $Max T_{delay} + T_{rise}$ .

If fault tolerance is desired in parallel applications, output ORing devices should be used to prevent a single module failure from collapsing the load bus.

## Power Good, PG (option)

The QBDS128A0B1 module provides a Power Good (PG) option, which compares the module's output voltage to the module's  $POWER\_GOOD\_ON$  and  $POWER\_GOOD\_OFF$  values. These values are adjustable via PMBus. PG is asserted when the module's output voltage is above the  $POWER\_GOOD\_ON$  value, and PG is de-asserted if any condition such as overtemperature, overcurrent or loss of regulation occurs that would result in the output voltage going below the  $POWER\_GOOD\_OFF$  value.

The PG signal, provided on pin C2, is implemented with an open-drain node, pulled up via a 10k $\Omega$  resistor to 3.3V internally. For Positive Logic PG (default), the PG signal is HI,

# QBDS128A0B Technical Specifications (continued)

when PG is asserted, and LO, when the PG is de-asserted. For Negative Logic PG, the PG signal is LO, when PG is asserted, and HI, when the PG is de-asserted.

The PMBus command MFR\_PGGOOD\_POLARITY is used to set the logic polarity of the signal.

If not using the Power Good feature, the pin may be left N/C.

Default code is w/o PG pin.

Please contact ABB representative for this option

## Thermal Considerations

The power modules operate in a variety of thermal environments and sufficient cooling should be provided to help ensure reliable operation. Thermal considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. Heat-dissipating components are mounted on the top side of the module. Heat is removed by conduction, convection and radiation to the surrounding environment. Proper cooling can be verified by measuring the thermal reference temperature.

Peak temperature occurs at the position indicated in Figure 15 and Figure 16. For reliable operation, this temperature should not exceed TH1=115°C and TH2=124°C any airflow condition. For extremely high reliability you can limit this temperature to a lower value. The output power of the module should not exceed the rated power for the module as listed in the Ordering Information table, or the derated power for the actual operating conditions as indicated in Figs. 17-22.

Figure 15. Location of the thermal reference temperature TH1 for base plate module.


Figure 16. Location of the thermal reference temperature TH1 and TH2 for integrated heatsink module.

## Heat Transfer via Convection


The thermal data presented here is based on physical measurements taken in a wind tunnel, using automated thermocouple instrumentation to monitor key component temper-

atures: FETs, diodes, control ICs, magnetic cores, ceramic capacitors, opto-isolators, and module PWB conductors, while controlling the ambient airflow rate and temperature. For a given airflow and ambient temperature, the module output power is increased, until one (or more) of the components reaches its maximum derated operating temperature, as defined in IPC-9592B. This procedure is then repeated for a different airflow or ambient temperature until a family of module output derating curves is obtained. Please refer to the Application Note “Thermal Characterization Process For Open-Frame Board-Mounted Power Modules” for a detailed discussion of thermal aspects including maximum device temperatures.

Figure 23. Thermal Test Setup



creased airflow over the module enhances the heat transfer via convection. The thermal derating of figure 17– 22 shows



the maximum output current that can be delivered by each module in the indicated orientation without exceeding the maximum TH1 and TH2 temperature versus local ambient temperature (TA) for several air flow conditions.

# QBDS128A0B Technical Specifications (continued)

## Thermal Considerations




Figure 17. Output Power Derating for the Base Plate QBDS128A0B1-H; Airflow Direction for Vout to Vin(Worst) orientation; Vin = 50V.




Figure 18. Output Power Derating for the Base Plate QBDS128A0B1-H; Airflow Direction for Vout to Vin(Worst) orientation; Vin = 54V.




Figure 19. Output Power Derating for the Base plate QBDS128A0B1-H+0.44" Heat Sink; Airflow Direction for Vout to Vin(Worst) orientation; Vin = 50V.




Figure 20. Output Power Derating for the Base plate QBDS128A0B1-H+0.44" Heat Sink; Airflow Direction for Vout to Vin(Worst) orientation; Vin = 54V.




Figure 21. Output Power Derating for the Integrated Heatsink version QBDS128A0B-F; Airflow Direction for Vin- to Vin+ orientation; Vin = 50V.




Figure 22. Output Power Derating for the Integrated Heatsink version QBDS128A0B-F; Airflow Direction for Vin- to Vin+ orientation; Vin = 54V.



# QBDS128A0B Technical Specifications (continued)

## Layout Considerations

The QBDS128A0B power module series are low profile in order to be used in fine pitch system card architectures. As such, component clearance between the bottom of the power module and the mounting board is limited. Avoid placing copper areas on the outer layer directly underneath the power module. Also avoid placing via interconnects underneath the power module.

For additional layout guide-lines, refer to FLT012A0Z Preliminary Data Sheet.

## Through-Hole Lead-Free Soldering Information

The RoHS-compliant, Z version, through-hole products use the SAC (Sn/Ag/Cu) Pb-free solder and RoHS-compliant components. The module is designed to be processed through single or dual wave soldering machines. The pins have a RoHS-compliant, pure tin finish that is compatible with both Pb and Pb-free wave soldering processes. A maximum pre-heat rate of 3°C/s is suggested. The wave preheat process

Max. heat up rate: 3°C/sec

Max. cool down rate: 4°C/sec

In compliance with JEDEC J-STD-020C spec for 2 times reflow requirement.

## Pb-free Reflow Profile

BMP module will comply with JEDEC J-STD-020 Rev. D (Moisture/Reflow Sensitivity Classification for Non-hermetic Solid-State Surface Mount Devices) for both Pb-free solder profiles and MSL classification procedures.

BMP will comply with J-STD-020C specification for reflow up to 3 times. When removing a module, using localized hot air counts as one reflow, but using a solder pot instead to heat the pins does not count as a reflow.

The suggested Pb-free solder paste is Sn/Ag/Cu (SAC). The recommended linear reflow profile using Sn/Ag/Cu solder is shown in Figure 24.

## MSL Rating

The QBDS128A0B base plate modules have a MSL rating as indicated in the Device Codes table, last page of this document. The -F option with integrated heatsink is not qualified for pin-in-paste reflow.

## Storage and Handling


The recommended storage environment and handling procedures for moisture-sensitive surface mount packages is detailed in J-STD-033 Rev. A (Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Moisture barrier bags (MBB) with desiccant are required for MSL ratings of 2 or greater. These sealed packages should not be broken until time of use. Once the original package is broken, the floor life of the product at conditions of ≤30°C and 60% relative humidity varies according to the MSL rating (see J-STD-060A). The shelf life for dry packed SMT packages will be a minimum of 12 months from the bag seal date, when stored at the following conditions: < 40° C, < 90% relative humidity.

## Post Solder Cleaning and Drying

Post solder cleaning is usually the final circuit board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to ABB Board Mounted Power Modules: Soldering and Cleaning Application Note (AN04-001).

If additional information is needed, please consult with your ABB Sales representative for more details.

Figure 24. Recommended linear reflow profile using Sn/Ag/Cu solder.



should be such that the temperature of the power module board is kept below 210°C. For Pb solder, the recommended pot temperature is 260°C, while the Pb-free solder pot is 270°C max.

## Reflow Soldering

The base plate version(-H) RoHS-compliant through-hole products can be processed with the following pin-in-paste (paste-in-hole) Pb or Pb-free reflow process.

Max. sustain temperature:

245°C (J-STD-020C Table 4-2: Packaging Thickness ≥ 2.5mm / Volume > 2000mm<sup>3</sup>),

Peak temperature over 245°C is not suggested due to the potential reliability risk of components under continuous high-temperature.

Min. sustain duration above 217°C : 90 seconds

Min. sustain duration above 180°C : 150 seconds

# QBDS128A0B Technical Specifications (continued)


## Digital Feature Descriptions

### PMBus Interface Capability

The QBDS128A0B series is equipped with a digital PMBus interface to allow the module to be configured, and communicate with system controllers. Detailed timing and electrical characteristics of the PMBus can be found in the PMB Power Management Protocol Specification, Part 1, revision 1.2, available at <http://pmbus.org>. The QBDS128A0B supports both the 100kHz and 400kHz bus timing requirements. The QBDS128A0B shall stretch the clock, as long as it does not exceed the maximum clock LO period of 35ms. The power module will check the Packet Error Checking scheme (PEC) byte, if provided by the PMBus master, and include a PEC byte in all responses to the master. However, the power module does not require a PEC byte from the PMBus master.

The power module supports a subset of the commands in the PMBus 1.2 specification. Most all of the controller parameters can be programmed using the PMBus and stored as defaults for later use. All commands that require data input or output use the linear format. The exponent of the data words is fixed at a reasonable value for the command and altering the exponent is not supported. Direct format data input or output is not supported by the power module. The supported commands are described in greater detail below.

The power module contains non-volatile memory that is used to store configuration settings and scale factors. The settings programmed into the device are not automatically saved into this non-volatile memory though. The STORE\_DEFAULT\_ALL command must be used to commit the current settings to non-volatile memory as device defaults. The settings that are capable of being stored in non-volatile memory are noted in their detailed descriptions.



### SMBALERT Interface Capability


The power module also supports the SMBALERT response protocol. The SMBALERT response protocol is a mechanism through which the power module can alert the PMBus master that it has an active status or alarm condition via pulling the SMBALERT pin to an active low. The master processes this condition, and simultaneously addresses all slaves on the PMBus through the Alert Response Address. Only the slave(s) that caused the alert (and that support the protocol) acknowledges this request. The master performs a modified receive byte operation to get the slave's address. At this point, the master can use the PMBus status commands to query the slave that caused the alert. Note: The power module can only respond to a single address at any given time. Therefore, the factory default state for the power module is to retain its resistor programmed address, when it is in an ALERT active condition, and not respond to the ARA. This allows master systems, which do not support ARA, to continue to communicate with the slave power module using the programmed address, and using the various READ\_STATUS commands to determine the cause for the SMBALERT. The CLEAR\_FAULTS command will retire the active SMBALERT. However, when the power module is used in systems that do support ARA, Bit 4 of the MFR\_CPIN\_ARA\_CONFIG command can be used to reconfigure the module to utilize ARA. In this case, the power module will no longer respond to its programmed address, when in an ALERT active state. The master is expected to perform the modified received byte operation, and retire the ALERT active signal. At this time, the power module will return to its resistor programmed address, allowing normal master-slave communications to proceed. The power module does not contain capability to arbitrate data bus contention caused by multiple modules responding to the modified received byte operation. Therefore, when the ARA is used in a multiple module PMBus application, it is necessary to have the power module at the lowest programmed address in order for the host to properly determine all modules' address that are associated with an active SMBAlert. Please contact your ABB sales representative for further assistance, and for more information on the SMBus alert response protocol, see the System Management Bus (SMBus) specification.

### PMBus Addressing

The power module has flexible PMBUS addressing capability. By connecting different resistors from Addr1 pin to GND pin, 14 possible addresses can be acquired. The 7bit PMBUS address is defined by the value of the resistor as shown in the table below, and +/-1% resistor accuracy is acceptable. If there is any resistance exceeding the requested range, address 127 will be returned. The address in table below is in decimal.

# QBDS128A0B Technical Specifications (continued)

Figure 25. Circuit showing connection of resistors used to set the PMBus address of the module.



The user must know which I2C addresses are reserved in a system for special functions and set the address of the module to avoid interfering with other system operations. Both 100kHz and 400kHz bus speeds are supported by the module. Connection for the PMBus interface should follow the High Power DC specifications given in section 3.1.3 in the SMBus specification V2.0 for the 400kHz bus speed or the Low Power DC specifications in section 3.1.2. The complete SMBus specification is available from the SMBus web site, [smbus.org](http://smbus.org).

## PMBus Data Formats

For commands that set or report any voltage thresholds related to output voltage (including VOUT\_COMMAND, VOUT\_MARGIN), the module supports the “VOUT linear” data format consisting of a two byte value with a 16-bit, unsigned mantissa, and a fixed exponent of -12. The format of the two data bytes is shown below:

The value of the number is then given by  

$$\text{Value} = \text{Mantissa} \times 2^{-12}$$

For commands that set all other thresholds, voltages or report such quantities, the module supports the “linear” data format consisting of a two byte value with an 11-bit, two’s complement mantissa and a 5-bit, two’s complement exponent. The format of the two data bytes is shown below:

The value of the number is then given by  

$$\text{Value} = \text{Mantissa} \times 2^{\text{Exponent}}$$

For both formats, the “low” byte is transmitted first according to the PMBus and SMBus specifications.

## Write Protection

Write protection is enabled by default, to prevent accidentally changing settings. The MFR\_DEVICE\_TYPE (0xD0) command is used to disable or enable write protection as described below. To keep changes beyond the next removal of input voltage, the STORE\_DEFAULT\_ALL (0x11) command is used to save all settings to non-volatile memory.

## PMBus Enabled On/Off

The module can also be turned On and Off via the PMBus

interface using the OPERATION command, while an ON\_OFF\_CONFIG setting determines whether the module

PMBUS address↕	Resistor(Kohm)↕
96↕	10↕
97↕	15↕
98↕	21↕
99↕	28↕
100↕	35.7↕
101↕	45.3↕
102↕	56.2↕
103↕	69.8↕
104↕	88.7↕
105↕	107↕
106↕	130↕
107↕	158↕
108↕	191↕
109↕	232↕

responds to this command.

The “ON” bit [7] in the OPERATION command data byte enables the module as follows:

- 0 : Output is disabled
- 1 : Output is enabled (default)

The “CMD” bit [3] in the ON\_OFF\_CONFIG data byte controls how the device responds to the ON bit:

All other bits in the ON\_OFF\_CONFIG data byte are fixed at 1.

In summary, to turn On the module output, the ON/OFF pin must be set to On according to the On/Off logic indicated in the product code, e.g., connected to the Vin(-) rail for module option 1 (=Negative logic). Then if CMD=1, the ON bit of the OPERATION command may be used to turn the module off & on as long as the ON/OFF pin is set to On.


## PMBus Adjustable Input Undervoltage Lockout

The module allows adjustment of the input under voltage lockout and hysteresis. The command VIN\_ON allows setting the input voltage turn on threshold, while the VIN\_OFF command sets the input voltage turn off threshold. For both the VIN\_ON and VIN\_OFF commands, possible values range from 32.000 to 46.000V in 0.125V steps. VIN\_ON must be 2.000V greater than VIN\_OFF.

Both the VIN\_ON and VIN\_OFF commands use the “Linear”



# QBDS128A0B Technical Specifications (continued)



$$V_{OUT} = \text{Mantissa} \times 2^{-12}$$

format with two data bytes. The upper five bits [7:3] of the high data byte form the two’s complement representation of the exponent, which is fixed at –3 (decimal). The remaining 11 bits are used for two’s complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid. The data associated with VIN\_ON and VIN\_OFF can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL command.

Bit Value	Action
0	Module ignores the ON bit in the OPERATION command; control is by the On/Off pin only.
1	Module responds to the ON bit in the OPERATION command (default)

The range limits for VOUT\_COMMAND are 8.10V to 13.20V, and the resolution is 0.244mV.

The data associated with VOUT\_COMMAND can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL command.

### Output Voltage Margining Using the PMBus

The power module can also have its output voltage margined via PMBus commands. The command VOUT\_MARGIN\_HIGH sets the margin high voltage, while the command VOUT\_MARGIN\_LOW sets the margin low voltage. Both the VOUT\_MARGIN\_HIGH and VOUT\_MARGIN\_LOW commands use the “Linear” mode with the exponent fixed at –12 (decimal). The data associated with VOUT\_MARGIN\_HIGH and VOUT\_MARGIN\_LOW can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL command.

The module is commanded to go to the margined high or low voltages using the OPERATION command. Bits [5:2] are used to enable margining as follows:

- 00XX : Margin Off
- 0110 : Margin Low (Act on Fault)
- 1010 : Margin High (Act on Fault)

### Measuring Output Voltage Using the PMBus


The module can provide output voltage information using the READ\_VOUT command. The command returns two bytes of data in the linear format, with the 16 bits of the READ\_VOUT formatted as an unsigned mantissa, and a fixed exponent of -12 (decimal).

During module manufacture, an offset correction value is written into the non-volatile memory of the module to null errors in the tolerance and A/D conversion of VOUT. The command MFR\_VOUT\_READ\_CAL\_OFFSET can be used to read the offset - two bytes consisting of a signed 16-bit mantissa in two’s complement format, using a fixed exponent of -12 (decimal). The resolution is 0.244mV. The corrected Output voltage reading is then given by:

### Measuring Input Voltage Using the PMBus

The module can provide input voltage information using the READ\_VIN command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data byte form the two’s complement representation of the exponent, which is fixed at –3 (decimal). The remaining 11 bits are used for two’s complement representation of

### PMBus Adjustable Soft Start Delay and Rise Time



The soft start delay and rise time can be adjusted in the module via PMBus. The TON\_DELAY command sets the delay time in ms, and allows choosing delay times between 10ms and 500ms, with resolution of 0.5ms. The TON\_RISE command sets the rise time in ms, and allows choosing soft start times between 15ms and 500ms, with resolution of 0.5ms. When setting TON\_RISE, make sure that the charging current for output capacitors can be delivered by the module in addition to any load current to avoid nuisance tripping of the overcurrent protection circuitry during startup. Both the TON\_RISE and TON\_DELAY commands use the “Linear” format with two data bytes. The upper five bits [7:3] of the high data byte form the two’s complement representation of the exponent, which is fixed at –1 (decimal). The remaining 11 bits are used for two’s complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid. The data associated with TON\_RISE and TON\_DELAY can be stored to non-volatile memory using the STORE\_DEFAULT\_ALL command.

### Output Voltage Adjustment Using the PMBus

The power module output voltage set point is adjusted using the VOUT\_COMMAND. The output voltage setting uses the Linear data format, with the 16 bits of the VOUT\_COMMAND formatted as an unsigned mantissa, and a fixed exponent of -12 (decimal) (read from VOUT\_MODE).

## QBDS128A0B Technical Specifications (continued)

the mantissa, with the 11th bit fixed at zero since only positive numbers are valid.

During module manufacture, offset and gain correction values are written into the non-volatile memory of the module to null errors in the tolerance and A/D conversion of  $V_{IN}$ . The command `MFR_VIN_READ_CAL_OFFSET` can be used to read the offset - two bytes consisting of a five-bit exponent (fixed at -3) and a 11-bit mantissa in two's complement format. The resolution is 125mV. The command `MFR_VIN_READ_CAL_GAIN` can be used to read the gain correction - two bytes consisting of a unsigned 16 bit number. The resolution of this correction factor 0.000122. The corrected input voltage reading is then given by:

### Measuring Output Current Using the PMBus

The module measures output current by using the output filter inductor winding resistance as a current sense element. The module can provide output current information using the `READ_IOUT` command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data byte form the two's complement representation of the

exponent, which is fixed at -3 (decimal). The remaining 11 bits are used for two's complement representation of the mantissa, with the 11th bit fixed at zero since only positive numbers are valid. Output current readings are blanked below 1.65A.

During module manufacture, offset and gain correction values are written into the non-volatile memory of the module to null errors in the tolerance and A/D conversion of  $I_{OUT}$ . The command `MFR_IOUT_CAL_OFFSET` can be used to read the offset - two bytes consisting of a five-bit exponent (fixed at -3) and a 11-bit mantissa in two's complement format. The resolution is 125mA. The command `MFR_IOUT_CAL_GAIN` can be used to read the gain correction - two bytes consisting of a unsigned 16 bit number. The resolution of this correction factor 0.000122. The `READ_IOUT` command provides module average output current information. This command only supports positive current sourced from the module. If the converter is sinking current a reading of 0 is provided.

Note that the current reading provided by the module is corrected for temperature.

### Measuring the Temperature using the PMBus

The module can provide temperature information using the `READ_TEMPERATURE_1` command. The command returns two bytes of data in the linear format. The upper five bits [7:3] of the high data byte form the two's complement representation of the exponent, which is fixed at -2 (decimal). The remaining 11 bits are used for two's complement repre-

sentation of the mantissa.

Note that the module's temperature sensor is located close to the module hot spot TH1 (see Thermal Considerations) and is subjected to temperatures higher than the ambient air temperature near the module. The temperature reading will be highly influenced by module load and airflow conditions.

### Reading the Status of the Module using the PMBus

The module supports a number of status information commands implemented in PMBus. However, not all features are supported in these commands. A X in the FLAG cell indicates the bit is not supported.

`STATUS_WORD` : Returns two bytes of information with a summary of the module's fault/warning conditions.

$$V_{OUT}(\text{Read}) = [V_{OUT}(A/D) + MFR\_VOUT\_READ\_CAL\_OFFSET]$$

$$V_{IN}(\text{Read}) = [V_{IN}(A/D) \times (MFR\_VIN\_READ\_CAL\_GAIN / 8192)] + MFR\_VIN\_READ\_CAL\_OFFSET$$

# QBDS128A0B Technical Specifications (continued)

High Byte

Low Byte

STATUS\_VOUT : Returns one byte of information relating to the status of the module's output voltage related faults.

STATUS\_IOUT : Returns one byte of information relating to the status of the module's output current related faults.

STATUS\_INPUT : Returns one byte of information relating to the status of the module's input voltage related faults.

STATUS\_TEMPERATURE : Returns one byte of information relating to the status of the module's temperature related faults.

STATUS\_CML : Returns one byte of information relating to the status of the module's communication related faults.

## Black box

There is a black box function realized by D-flash in power module, can record the latest 20 events including status registers, fault time, etc..

Please contact ABB representative for details.

## Summary of Supported PMBus Commands

This section outlines the PMBus command support for the QBDS128A0B bus converters. Each supported command is outlined in order of increasing command codes with a quick reference table of all supported commands included at the end of the section.

$$I_{OUT}(Read) = [I_{OUT}(A/D) \times (MFR\_IOUT\_CAL\_GAIN / 8192)] + MFR\_IOUT\_CAL\_OFFSET$$

Each command will have the following basic information.

### Command Name [Code]

Definition

Data format

Factory default

Additional information may be provided if necessary.

### OPERATION (0x01)

Command support: On/Off Immediate and Margins (Act on Fault). Soft off with sequencing not supported and Margins (Ignore Fault) not supported. Therefore bits 6, 3, 2, 1 and 0 set as read only at factory defaults

O  
N  
-  
O  
F  
F  
-  
C  
O  
N  
F  
I  
G

(  
0  
x  
0  
2  
)

Command support: Bit 1 polarity will be set based upon module code [0=Negative on/off logic, 1=positive on/off logic to allow customer system to know hardware on/off logic

### CLEAR\_FAULTS (0x03)

Command support: All functionality

### STORE\_DEFAULT\_ALL (0x11)

Command support: All functionality – Stores operating parameters to EEPROM memory.

Command requires ≤ 500ms to execute. Delay any additional commands to module for sufficient time to complete execution.

### VOUT\_MODE[0x20]

Command support: Supported. Factory default: 0x14 – indicates linear mode with exp = -12

### VOUT\_COMMAND [0x21]

Data format: 16 bit unsigned mantissa (implied exponent per VOUT\_MODE)

Factory default: 12.000V ( 12.00/2<sup>-12</sup> → 49,152 = 0xC000 ) [standard code]

Range limits (max/min): 12.000/9.500V

Units: volt

# QBDS128A0B Technical Specifications (continued)

Command support: Supported

Bit Position	Flag	Default Value
15	VOUT fault	0
14	IOUT fault or warning	0
13	Input Voltage fault	0
12	X	0
11	POWER_GOOD# (is negated)	0
10	X	0
9	X	0
8	X	0

Command support: read/write support, lockout per MFR\_DEVICE\_TYPE, functionality implemented

Bit Position	Flag	Default Value
7	IOUT OC Fault	0
6	X	0
5	IOUT OC Warning	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

Bit Position	Flag	Default Value
7	X	0
6	OFF	0
5	VOUT Overvoltage	0
4	IOUT Overcurrent	0
3	VIN Undervoltage	0
2	Temperature	0
1	CML (Comm. Memory Fault)	0
0	X	0

## VOUT\_MARGIN\_HIGH [0x25]

Range limits (max/min): 13.200/8.100V

Units: volt

Bit Position	Flag	Default Value
7	VIN OV Fault	0
6	X	0
5	X	0
4	VIN UV Fault	0
3	Module Off (Low VIN)	0
2	X	0
1	X	0
0	X	0

## VOUT\_CAL\_OFFSET [0x23]

Range limits (max/min): +0.25/-0.25

Units: volt

Bit Position	Flag	Default Value
7	VOUT OV Fault	0
6	X	0
5	X	0
4	X	0
Bit Position	Flag	Default Value
3	X	0
2	X	0
1	X	0
0	X	0

## QBDS128A0B Technical Specifications (continued)

Command support: read/write support, full functionality except "Ignore faults".

Note: Range cross-check - value must be greater than VOUT\_MARGIN\_LOW value.

Bit Position	Flag	Default Value
7	OT Fault	0
6	OT Warning	0
5	X	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

### VOUT\_MARGIN\_LOW [0x26]

Range limits (max/min): 13.200/8.100V

Bit Position	Flag	Default Value
7	Invalid/Unsupported Command	0
6	Invalid/Unsupported Data	0
5	Packet Error Check Failed	0
4	X	0
3	X	0
2	X	0
1	X	0
0	X	0

Units: volt

Command support: read/write support, full functionality except "Ignore faults".

Note: Range cross-check - value must be less than VOUT\_MARGIN\_HIGH value.

### VOUT\_DROOP [0x28]

Range limits (max/min): 50.0/0

## QBDS128A0B PMBus Commands

Units: mv/A

Command support: All functionality

### VIN\_ON [0x35]

Range limits (max/min): 46/40

Units: volt

Command support: All functionality

Note: Special interlock checks between VIN\_ON and VIN\_OFF maintain a hysteresis gap of 2V minimum and do not allow the OFF level to be higher than and ON level

### VIN\_OFF [0x36]

Range limits (max/min): 46/40

Units: volt

Command support: All functionality

Note: Special interlock checks between VIN\_ON and VIN\_OFF maintain a hysteresis gap of 2V minimum and do not allow the OFF level to be higher than and ON level

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/w	r	r/w	r/w	r	r	r	r
Function	ON/OFF		Bits[5:4]		Bits[3:2]		N/A	
Default Value	1	0	0	0	1	0	0	0

### VOUT\_OV\_FAULT\_LIMIT [0x40]

Range limits (max/min): 15.99/10.9 (See note 2)

Units: volt

Command support: All functionality

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r/w	r	r
Function	(reserved)			Bit 4 pu	Bit 3 cmd	Bit 2 cpr	Bit 1 pol	Bit 0 cpa
Default Value	0	0	0	1	1	1	module code	1

Note:

1. Range cross- check – value must be greater than VOUT\_COMMAND value.
2. The maximum OV Fault Limit equals the output set point plus 3V, up to 15.99V. This is an automatic module protection feature that will override a user-set fault limit if the user limit is set too high.

## QBDS128A0B PMBus Commands

### VOUT\_OV\_FAULT\_RESPONSE [0x41]

Command support:

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	Mode (linear)				2's complement exponent			
Default Value	0	0	0	1	0	1	0	0

- Response settings (bits RSP0:1) – only a setting of 10, unit shuts down and responds according to the retry settings below, is supported.
- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault) and 111 unit continuously restarts (normal startup) while fault is present until commanded off, bias power is removed or another fault condition causes the unit to shutdown.
- Delay time setting (bits DT0:2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the VOUT\_OV\_FAULT\_RESPONSE command are;

- The unit shuts down in response to a VOUT over voltage condition.
- The unit will latch no matter VOUT over voltage condition is present or not, until re-power the unit or just ON/OFF unit by switch.
- The shutdown delay is set to 0 delay cycles.

### IOUT\_OC\_FAULT\_LIMIT [0x46]

Range limits (max/min): 100/34

Units: amp

Command support: All functionality

Note: Range cross-check – value must be greater than IOUT\_OC\_WARN\_LIMIT value.

### IOUT\_OC\_FAULT\_RESPONSE [0x47]

Command support:

- Response settings (bits RSP0:1) – only settings of 11, unit shuts down and responds according to the retry settings below, is supported.
- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault) and 111 unit continuously restarts (normal startup) while fault is present until commanded off, bias power is removed or another fault condition causes the unit to shutdown.
- Delay time setting (bits DT0:2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the IOUT\_OC\_FAULT\_RESPONSE command are;

- The unit shuts down in response to an IOUT over current condition.
- The unit will latch no matter the IOUT over current condition is present, until re-power the unit or just ON/OFF unit by switch
- The shutdown delay is set to 0 delay cycles.

### IOUT\_OC\_WARN\_LIMIT [0x4A]

Range limits (max/min): 90/25

Units: amp

Command support: read/write support, functionality complete

Note: Range cross-check – value must be less than IOUT\_OC\_FAULT\_LIMIT value.

### OT\_FAULT\_LIMIT [0x4F]

Range limits (max/min): 140/25

Units: degrees C.

## QBDS128A0B PMBus Commands

Command support: All functionality

Note: Range cross-check – value must be greater than OT\_WARN\_LIMIT value.

### OT\_FAULT\_RESPONSE [0x50]

Command support:

- Response settings (bits RSP0:1) – only setting of 10, unit shuts down and responds according to the retry settings below.
- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault) and 111 unit continuously restarts (normal startup) while fault is present until commanded off, bias power is removed or another fault condition causes the unit to shutdown.
- Delay time setting (bits 0-2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the OT\_FAULT\_RESPONSE command are;

- The unit shuts down in response to an over-temperature condition.
- The unit will continuously restart (normal startup) while the over-temperature condition is present until it is commanded off, bias power is removed or another fault condition causes the unit to shutdown.
- The shutdown delay is set to 0 delay cycles.

### OT\_WARN\_LIMIT [0x51]

Range limits (max/min): 125/25

Units: degrees C.

Command support: All functionality

Note: Range cross-check – value must be less than OT\_FAULT\_LIMIT value.

### VIN\_OV\_FAULT\_LIMIT [0x55]

Range limits (max/min): 90/48

Units: volt

Command support: All functionality

### VIN\_OV\_FAULT\_RESPONSE [0x56]

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	0	0	0	0	0	0	0

Command support:

Response settings (bits RSP0:1) – only settings of 11 (The device’s output is disabled while the fault is present.) is supported..

- Retry settings (bits RS0:2) – only settings of 000 (unit does not attempt to restart on fault).
- Delay time setting (bits 0-2) – only DT0:2 = 0 (no delay) supported.

Default Settings: The default settings for the VIN\_OV\_FAULT\_RESPONSE command are;

- The unit shuts down in response to a VIN over voltage condition.
- The unit will continuously prepares to restart (normal startup) while the VIN over voltage condition is present until it is commanded off, bias power is removed, the VIN over voltage condition is removed, or another fault condition causes the unit to shutdown.
- The shutdown delay is set to 0 delay cycles.

### POWER\_GOOD\_ON [0x5E]

Range limits (max/min): 11.7/9.2



## QBDS128A0B PMBus Commands

Units: volt

Command support: full support

Note: Range cross-check – value must be greater than POWER\_GOOD\_OFF value by 1.6V.

### POWER\_GOOD\_OFF [0x5F]

Range limits (max/min): 10.1/7.6

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	1	0	0	0	0	0	0

Units: volt

Command support: full support

Note: Range cross-check – value must be less than POWER\_GOOD\_ON value by 1.6V.

### TON\_DELAY [0x60]

Range limits (max/min): 500/0

Units: milliseconds

Command support: full support

### TON\_RISE [0x61]

Range limits (max/min): 500/15

Units: milliseconds

Command support: full support

### STATUS\_WORD [0x79]

Command support: full implementation for supported functions (note: Fans, MFR\_SPECIFIC, Unknown not supported)

### STATUS\_VOUT [0x7A]

Command support: VOUT\_OV\_FAULT support, all bit reset supported

### STATUS\_IOUT [0x7B]

Command support: IOUT\_OC\_FAULT support, all bit reset supported

### STATUS\_INPUT [0x7C]

Command support: VIN\_OV\_FAULT support, all bit reset supported

### STATUS\_TEMPERATURE [0x7D]

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r/w	r/w	r/w	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	0	1	1	1	0	0	0

Command support: OT\_WARN, OT\_FAULT supported, all bit reset supported

## QBDS128A0B PMBus Commands

### STATUS\_CML [0x7E]

Command support: PEC\_FAULT, INVALID\_DATA, INVALID\_CMD supported, all bit reset supported

### READ\_VIN [0x88]

Command support: full support

### READ\_VOUT [0x8B]

Command support: full support

### READ\_IOUT [0x8C]

Command support: full support

### READ\_TEMPERATURE\_1 [0x8D]

Command support: full support

### PMBUS\_REVISION [0x98]

Command support: full support

\*See Table below:

### MFR\_DEVICE\_TYPE [0xD0]

Command support: partial support in place (Mod Name)

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	RSP[1]	RSP[0]	RS[2]	RS[1]	RS[0]	DT[2]	DT[1]	DT[0]
Default Value	1	1	0	0	0	0	0	0

1. Present module designations (Non-isolated units will have a 0XXXXX format)

- QBDS128A0Bxxx: [6 bits TBD]

### MFR\_VOUT\_READ\_CAL\_GAIN [0xD1]

Factory default: 0x2000

Range limits (max/min): 0x2666/0x1999

Units: N/A

Command support: support for VOUT gain calibration (factor in flash), lockout per MFR\_DEVICE\_TYPE

### MFR\_VOUT\_READ\_CAL\_OFFSET [0xD2]

Range limits (max/min): exp must = -12

Units: N/A

Data format: VOUT linear except with a two's complement (signed) mantissa

Command support: support for VOUT offset calibration (factor in flash), lockout per MFR\_DEVICE\_TYPE

### MFR\_VIN\_READ\_CAL\_GAIN [0xD3]

Factory default: 0x2000

Range limits (max/min): 0x2666/0x1999

Command support: support for VIN gain calibration (factor in flash), lockout per MFR\_DEVICE\_TYPE

## QBDS128A0B PMBus Commands

### MFR\_VIN\_READ\_CAL\_OFFSET [0xD4]

Data format: VIN linear format

Range limits (max/min): exp must = -3

Format	8 bit unsigned (bit field)							
Bit Position	15	14	13	12	11	10	9	8
Access	r	r	r	r	r	r	r	r
Function	VOUT	I/POUT	INPUT	x	#PWR_GOOD	x	x	x

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	x	OUTPUT_OFF	VOUT_OV_FAULT	IOUT_OC_FAULT	VIN_UV_FAULT	TEMP	CML	x

Units: N/A

Command support: support for VIN offset calibration (factor in flash), lockout per MFR\_DEVICE\_TYPE

### MFR\_IOUT\_CAL\_GAIN [0xD6]

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	VOUT_OV_FAULT	x	x	x	x	x	x	x

Range limits (max/min): 0x2666/0x1999

Units: N/A

Command support: support for IOUT gain calibration, lockout per MFR\_DEVICE\_TYPE

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	IOUT_OC_FAULT	x	IOUT_OC_WARN	x	x	x	x	x

### MFR\_IOUT\_CAL\_OFFSET [0xD7]

Range limits (max/min): exp must = -3

Units: N/A

Command support: support for IOUT offset calibration, lockout per MFR\_DEVICE\_TYPE

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	VIN_OV_FAULT	VIN_OV_WARN <sup>1</sup>	VIN_UV_WARN <sup>1</sup>	VIN_UV_FAULT	Unit Off (low input volt-	IIN_OC_FAULT <sup>1</sup>	IIN_OC_WARN <sup>1</sup>	PIN_OP_WARN <sup>1</sup>

## QBDS128A0B PMBus Commands

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	OT_FAULT	OT_WARN	x	x	x	x	x	x

### MFR\_FW\_REV [0xDB]

Range limits (max/min): 9999/0000

Units: N/A

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r/ reset(1)	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset	r/ reset
Function	INVALID CMD	INVALID DATA	PEC FAILED	x	x	x	x	x

Command support: full read support

Format: 4 hex characters: Major revision, Minor revision, Build high, Build low (0xMj.Mn.Bh.BI)

Example: 0x1218 indicates firmware revision 1.2.18.

### MFR\_ARA\_CONFIG [0xE0]

Command support: Full support.

### MFR\_PGOOD\_POLARITY [0xE2]

Command support: full support (bit 0) as follows:

Bit 0: 0 = Negative PGOOD logic (module PGOOD asserted when pin is LO, PGOOD de-asserted when pin is HI)

1 = Positive PGOOD logic (module PGOOD de-asserted when pin is LO, PGOOD asserted when pin is HI)

### MFR\_MODULE\_DATE\_LOC\_SN [0xF0]

Command support: read/write support for 12 byte block, lockout per MFR\_DEVICE\_TYPE

Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r
Function	Part I Revision			Part II Revision				
Default Value	0	1	0	reserved	0	0	1	0

PMBus Revision Data Byte Contents				
Bits [7:5]	Part I Revision	Bit [4]	Bits [3:0]	Part II Revision
000	1.0	Not used	0000	1.0
001	1.1	Not used	0001	1.1
010	1.2	Not used	0010	1.2

# QBDS128A0B PMBus Commands

## PMBus Command Quick Reference Table

Format	Unsigned Binary															
Bit Pos.	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Access	r/w	r/w	r/w	r/w	r/w	r	r	r	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Function	Reserved								Module Name						WPE	Res
Default	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0

Byte	Bit	Description	Value	Meaning
High Byte	7:0	Reserved		
Low Byte	7:2	Module Name <sup>1</sup>	1xxxxx	Module Name
	1	WPE	0	Write Protect Enable not active.
			1	Write Protect Enable active.
	0	Reserved	0	Reserved

\*Some Write commands are ignored until Write Protection is disabled using the MFR\_DEVICE\_TYPE (0xD0) command. These are identified by “lockout per MFR\_DEVICE\_TYPE” in the preceding detailed command descriptions.

## QBDS128A0B PMBus Commands

Command	<b>MFR_ARA_CONFIG</b>							
Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r/w	r/w	r/w	r/w	r/w
Function	Reserved			ARA	Reserved			
Default Value	0	0	0	0	0	0	0	0

Bit	Description	Value	Meaning
7:5	Reserved	000	Reserved
4	ARA	0	ARA not functional, module remains at resistor programmed address when SMBLAERT is asserted
		1	ARA functional, module responds to ARA only, when SMBLAERT is asserted
3:0	Reserved		Reserved

Command	<b>MFR_PGOOD_POLARITY</b>							
Format	8 bit unsigned (bit field)							
Bit Position	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r/w
Function	Reserved							logic
Default Value	0	0	0	0	0	0	0	1

## QBDS128A0B PMBus Commands

PMBUS_CMD	CMD_CODE	DATA_BYTES	DATA_FORMAT	DATA_UNITS	TRANSFER_TYPE*	DEFAULT_VALUE
OPERATION	0x01	1	Bit field	N/A	R/W byte	0x88
ON_OFF_CONFIG	0x02	1	Bit field	N/A	R/W byte	0x1D (Neg Logic) 0x1F (Pos Logic)
CLEAR_FAULTS	0x03	0	N/A	N/A	Send byte	none
STORE_DEFAULT_ALL	0x11	0	N/A	N/A	Send byte	none
RESTORE_DEFAULT_ALL	0x12	0	N/A	N/A	Send byte	none
VOUT_MODE	0x20	1	mode + exp	N/A	Read byte	0x14
VOUT_COMMAND	0x21	2	VOUT linear	Volts	R/W word	12.0V (Std code)
VOUT_CAL_OFFSET	0x23	2	VOUT linear	Volts	R/W word	MS
VOUT_MARGIN_HIGH	0x25	2	VOUT linear	Volts	R/W word	12.000V
VOUT_MARGIN_LOW	0x26	2	VOUT linear	Volts	R/W word	11.400V
VOUT_DROOP	0x28	2	linear	mV/A	R/W word	0 (without -P) 6.5 (with -P)
VIN_ON	0x35	2	linear	V	R/W word	47V
VIN_OFF	0x36	2	linear	V	R/W word	43V
VOUT_OV_FAULT_LIMIT	0x40	2	VOUT linear	V	R/W word	13.4V
VOUT_OV_FAULT_RESPONSE	0x41	1	Bit field	N/A	R/W byte	0x80
IOUT_OC_FAULT_LIMIT	0x46	2	linear	Amps	R/W word	150A
IOUT_OC_FAULT_RESPONSE	0x47	1	Bit field	N/A	R/W byte	0xC0
IOUT_OC_WARN_LIMIT	0x4A	2	linear	Amps	R/W word	145A
OT_FAULT_LIMIT	0x4F	2	linear	Deg. C	R/W word	128C
OT_FAULT_RESPONSE	0x50	1	Bit field	N/A	R/W byte	0xB8
OT_WARN_LIMIT	0x51	2	linear	Deg. C	R/W word	116C
VIN_OV_FAULT_LIMIT	0x55	2	linear	V	R/W word	62V
VIN_OV_FAULT_RESPONSE	0x56	1	Bit field	N/A	R/W byte	0xC0
POWER_GOOD_ON	0x5E	2	VOUT linear	V	R/W word	N/A
POWER_GOOD_OFF	0x5F	2	VOUT linear	V	R/W word	N/A
TON_DELAY	0x60	2	linear	msec	R/W word	0ms
TON_RISE	0x61	2	linear	msec	R/W word	15ms (without -P) 15ms (with -P)
STATUS_WORD	0x79	2	Bit field	N/A	Read word	N/A
STATUS_VOUT	0x7A	1	Bit field	N/A	Read byte	N/A
STATUS_IOUT	0x7B	1	Bit field	N/A	Read byte	N/A
STATUS_INPUT	0x7C	1	Bit field	N/A	Read byte	N/A
STATUS_TEMPERATURE	0x7D	1	Bit field	N/A	Read byte	N/A
STATUS_CML	0x7E	1	Bit field	N/A	Read byte	N/A
READ_VIN	0x88	2	linear	v	Read word	N/A
READ_VOUT	0x8B	2	VOUT linear	v	Read word	N/A
READ_IOUT	0x8C	2	linear	Amps	Read word	N/A
READ_TEMP1	0x8D	2	linear	Deg. C	Read word	N/A
PMBUS_REVISION	0x98	1	Bit Field	n/a	Read byte	1.2
MFR_DEVICE_TYPE	0xD0	2	Custom	N/A	R/W word	0x00CA
MFR_VOUT_READ_CAL_GAIN	0xD1	2	16 bit unsigned	N/A	R/W word	0x2000
MFR_VOUT_READ_CAL_OFFSET	0xD2	2	mod VOUT linear	N/A	R/W word	MS
MFR_VIN_READ_CAL_GAIN	0xD3	2	16 bit unsigned	N/A	R/W word	MS
MFR_VIN_READ_CAL_OFFSET	0xD4	2	linear	N/A	R/W word	MS
MFR_IOUT_CAL_GAIN	0xD6	2	16 bit unsigned	N/A	R/W word	MS
MFR_IOUT_CAL_OFFSET	0xD7	2	linear	N/A	R/W word	MS
MFR_FW_REV	0xDB	2	16 bit unsigned	N/A	Read byte	0x0112
MFR_ARA_CONFIG	0xE0	1	Bit field	N/A	R/W byte	0x00
MFR_PGOOD_POLARITY	0xE2	1	Bit field	N/A	R/W byte	0x01
MFR_MOD_DATE_LOC_SN	0xF0	12	8 bit char	N/A	R/W block	YYLLWW123456


# QBDS128A0B Mechanical Specifications

## Mechanical Outline for QBDS128A0B –H option (Base plate)

Dimensions are in millimeters and [inches].

Tolerances:  $x.x \text{ mm} \pm 0.5 \text{ mm}$  [ $x.xx \text{ in.} \pm 0.02 \text{ in.}$ ] (Unless otherwise indicated)

$x.xx \text{ mm} \pm 0.25 \text{ mm}$  [ $x.xxx \text{ in.} \pm 0.010 \text{ in.}$ ]



## Recommended Pad Layouts

Dimensions are in millimeters and (inches).




# QBDS128A0B Mechanical Specifications

## Mechanical Outline for QBDS128A0B –F option (Integrated heatsink)


Dimensions are in millimeters and [inches].

Tolerances: x.x mm ± 0.5 mm [x.xx in. ± 0.02 in.] (Unless otherwise indicated)


x.xx mm ± 0.25 mm [x.xxx in ± 0.010 in.]




TOP VIEW



SIDE VIEW



BOTTOM VIEW



# QBDS128A0B Mechanical Specifications (continued)


Tolerances: x.x mm ± 0.5 mm [x.xx in. ± 0.02 in.] (unless otherwise indicated)

x.xx mm ± 0.25 mm [x.xxx in ± 0.010 in.]

Pin Number	Pin Name
1	VIN(+)
2	ON/OFF
3	VIN(-)
4	VOUT(-)
5	VOUT(-)
6	VOUT(+)
7	VOUT(+)
8	Data
9	Alert
10	Clock
11	AddrT

Hole and Pad

recommendations:



Pin Number	Hole Dia mm [in]	Pad Dia mm [in]
1, 2, 3	1.6 [.063]	2.1 [.083]
8,9,10,11	1.0 [.039]	1.5 [.059]
4,5,6,7	2.3 [.091]	3.3 [.130]

## Packaging Details

Base plate versions of the QBDS128A0B1 are supplied as standard in the plastic trays. Each tray contains a total of 12 power modules. The trays are self-stacking and each shipping box for the QBDS128A0B1-H module contains 2 full trays plus one empty hold-down tray giving a total number of 24 power modules.

Integrated heatsink versions of the QBDS128A0B1 are supplied as standard in the foam trays. Each tray contains a total of 12 power modules. Each shipping box for the QBDS128A0B1-F module contains 2 full trays giving a total number of 24 power modules.

### Table 1 Device Codes.

### Table 2. Device Options.

## QBDS128A0B Ordering Information

Product Codes	Input Voltage	Output Voltage	Output Current	Efficiency	Connector Type	MSL Rating	Comcode
QBDS128A0B641-HZ	54V (48-60Vdc)	12V	128A	97%	Through hole	2a	1600408899A
QBDS128A0B41-PHZ	54V (48-60Vdc)	12V	128A	97%	Through hole	2a	1600363024A
QBDS128A0B641-PHZ	54V (48-60Vdc)	12V	128A	97%	Through hole	2a	1600411641A
QBDS128A0B1-FZ	54V (48-56Vdc)	12V	128A	97%	Through hole	N/A	1600453526A

Characteristic	Character and Position										Definition		
Form Factor	Q											Q = Quarter Brick	
Family Designator		BD										BD = BARRACUDA Digital Series with PMBus Interface	
Input Voltage			S									S = Special input voltage 45V - 60V	
Output Power				128A0								128A = 128A Rated Output Current	
Output Voltage					B							B = 12V nominal	
Pin Length												Omit = Default Pin Length shown in Mechanical Outline (4.57 mm and 4.01 mm) 8 = Pin Length: 2.79 mm ± 0.25mm, (0.110 in. ± 0.010 in.) 6 = Pin Length: 3.68 mm ± 0.25mm, (0.145 in. ± 0.010 in.)	
Action following Protective Shutdown										4		Omit = Latching Mode 4 = Auto-restart following shutdown (Overcurrent/Overvoltage)	
On/off Logic											1	Omit = Positive Logic 1 = Negative Logic	
											-		
Load share											P	P = Forced Droop Output for use in parallel applications	
Heat Plate											H	H = Heat plate, for use with a heat sink or cold wall	
											F	F = Fins, with integrated heatsink	
RoHS												Z	Z = RoHS 6/6 Compliant, Lead free

## QBDS128A0B41 Change History (excludes grammar & clarifications)

Version	Date	Description of the change
1.1	05/18/2022	Initial Release



---

ABB  
601 Shiloh Rd.  
Plano, TX USA

[abbpowerconversion.com](http://abbpowerconversion.com)

We reserve the right to make technical changes or modify the contents of this document without prior notice. With regard to purchase orders, the agreed particulars shall prevail. ABB does not accept any responsibility whatsoever for potential errors or possible lack of information in this document.

We reserve all rights in this document and in the subject matter and illustrations contained therein. Any reproduction, disclosure to third parties or utilization of its contents – in whole or in parts – is forbidden without prior written consent of ABB.

Copyright© 2022 ABB